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Abstract- Capacity enhancement and operation flexibility are 
two of the important limitations of the centralized Shunt Active 
Power Filter (APFsh) unit. This can be overcome by multiple and 
parallel APFsh units (in distributed mode) with a common DC 
link. In that case, a circulating current (CC) can flow. In the 
case of a hysteresis current controller based multiple APFsh 
units in load sharing mode, this CC control is not yet achieved. 
One of the difficulties of this CC flow control or reduction is the 
variable switching frequency of the APFsh units. In this paper, 
the model for CC flow is derived by the switching dynamics 
study of the APFsh units. Detailed simulation and real time study 
show that the reduction of CC flow can be achieved at an 
acceptable level by proper selection of design parameters.  
Index Terms-- Active Power Filter, Power Quality, Zero-
sequence circulating current, hysteresis control, Capacity 
enhancement 
I. INTRODUCTION 
The power quality, at all time, is a matter of concern where 
a number of non-linear, harmonics producing and 
sophisticated loads are connected in a electrical distribution 
network. In that case APFsh is finding greater applications for 
power quality (PQ) improvement in the distributed network. 
In high power applications, the filtering task cannot be 
performed for the whole spectrum of harmonics by using a 
single converter due to the limitations on switching frequency 
and power rating of the semiconductor devices. Therefore, 
compensating the non-active components to improve the 
power quality of the distributed network as well as to avoid 
the large capacity centralised APFsh, parallel operation of 
multiple low power APFsh units are increasing. Different 
controlling mechanism and topologies are available in 
handling the difficulties of parallel operation of APFsh either 
in active load sharing or distributed mode. A detailed 
technical review on parallel operation of APFsh for current 
and voltage harmonic compensation in a distributed 
generation (DG) network have been done in [1,2] where the 
pros and cons of the different control methods have been 
discussed. For these cases, there is no physical/electrical link 
between the APFsh units. The system components and cost 
can be reduced by maintaining a common DC link back-to-
back connection between the APFsh units [3]. But it then 
raises the control complexity by introducing the zero-
sequence circulating current (ZSCC) flow within the APFsh 
units [4,5]. 
Most of the control methods for the reduction of ZSCC 
discussed in the literature are mainly for PWM based multiple 
inverter or rectifier units [6-10]. Very few of the articles show  
the ZSCC reduction for the parallel operation of APFsh units 
[11]. None of these discuss the ZSCC flow issues and control 
method for the parallel operation of Converter/APFsh based 
on hysteresis control. Therefore, an attempt has been made 
here to discuss the issues related to hysteresis control. 
II. WORKING PRINCIPLE 
According to the working principle of an APFsh unit in 
parallel to the load to compensate the reactive and harmonic 
current, there are two possible modes of operation: capacitive 
mode (where the current flows from the capacitor) and 
inductive mode (the current flows towards the capacitor). 
When multiple APF units work in a current sharing mode, 
there could be four possible modes of operation: (i) 
capacitive-capacitive, (ii) inductive-inductive, (iii) capacitive-
inductive and (iv) inductive-capacitive. As an example, Fig 1 
shows a single line diagram of a 3-phase system where ݅௖௖  
represents the circulating current flow between the APF units. 
In the case of a 3-phase system this circulating current flow 
exists as a zero sequence harmonics in the zero sequence 
current flow when a circulating loop is created within the 
APFsh units and hence it is termed zero sequence circualting 
current (ZSCC) flow. In general these harmonics are (3+n*6) 
order, where n = 0, 1, 2.. 
III. MODEL FOR ZSCC FLOW 
For simplicity, derivation of ZSCC flow has been carried 
out on a per phase basis. Fig 2 shows the possible mode of 
operation between the APFsh units where sh-i and sh-c 
represent the inductive and capacitive mode respectively. If 
there is a difference in any of the parameters, such as  
switching frequency, interfacing inductor, hysteresis band (in 
hysteresis current controller) then the APFsh units can operate 
in inductive-capacitive or capacitive-inductive mode. In these 
cases, ZSCC will flow and these are reflected in Fig 2 (f, h). 
From Fig 2 (a and b), during the capacitive mode, the 
current flow can be obtained as; 
 
ௗ௜ೞ೓ష೎
ௗ௧ ൌ
௩ೞ೓ష೎ି ௩೛೎೎
௅ೞ೓భ||௅ೞ೓మ       (1) 
     
Fig 1: Single line diagram of a 3ph 2 units APFsh with common DC-link 
presenting CC flow 
 
 
 
Fig 2: Possible mode of operation between two APFsh units to calculate 
circulating current 
 
while ݒ௦௛ି௖ଵ ൌ  ߜଵݒௗ௖ ൌ ݒ௦௛ି௖ଶ ൌ ሺ1 െ ߜଶሻݒௗ௖ ൌ ݒ௦௛ି௖; 
here ߜ is the ducy cycle, i.e, the ac voltages of the APFsh units 
are equal. 
Similarly, Fig 2 (c and d) shows that when both the APF 
units work in inductive mode during its switching cycle, the 
resulting current flows can be found as; 
ௗ௜ೞ೓ష೔
ௗ௧ ൌ െ
௩ೞ೓ష೔ା ௩೛೎೎
௅ೞ೓భ||௅ೞ೓మ       (2) 
while ݒ௦௛ି௜ଵ ൌ ሺ1 െ ߜଵሻݒௗ௖ ൌ ݒ௦௛ି௜ଶ ൌ  ߜଶݒௗ௖ ൌ ݒ௦௛ି௜; 
From Fig 2 (e and f), the circulating current flow in 
capacitive-inductive mode can be obtained as; 
ௗ௜೎೎ష೎
ௗ௧ ൌ
௩೎೎ష೎
௅ೞ೓భା ௅ೞ೓మ ൌ
௩ೞ೓ష೎భି ௩ೞ೓ష೔మ
௅ೞ೓భା ௅ೞ೓మ ൌ  
ሺఋభି ఋమሻ௩೏೎
௅ೞ೓భା ௅ೞ೓మ   (3) 
while ݒ௦௛ି௖ଵ ൐  ݒ௦௛ି௜ଶ 
Similarly, the circulating current flow for inductive-
capacitive mode is; 
ௗ௜೎೎ష೔
ௗ௧ ൌ
௩೎೎ష೔
௅ೞ೓భା ௅ೞ೓మ ൌ
௩ೞ೓ష೔భି ௩ೞ೓ష೎మ
௅ೞ೓భା ௅ೞ೓మ ൌ  െ
ሺఋభି ఋమሻ௩೏೎
௅ೞ೓భା ௅ೞ೓మ   (4) 
while ݒ௦௛ି௜ଵ ൐  ݒ௦௛ି௖ଶ  
 
 
 
 
Therefore, in general, the equation for the ZSCC flow can 
be written as; 
ௗ௜೎೎
ௗ௧ ൌ
ఋ೎೎ ௩೏೎
௅ೞ೓భା ௅ೞ೓మ     (5)  
where ߜ௖௖ ൌ ߜଵ െ ߜଶ for capacitive mode and ߜ௖௖ ൌ ߜଶ െ  ߜଵ 
for inductive mode. 
The possible maximum value for CC can be obtained as; 
ܫ௖௖ି௠௔௫ ൌ  ௏೏೎௅ೞ೓భା ௅ೞ೓మ     (6) 
For 3-phase system, the ZSCC can be found as; 
ܼܵܥܥ ൌ ݅௦௛ଵି௭௦ ~ ݅௦௛ଶି௭௦    (7) 
where  ݅௦௛ଵି௭௦ and ݅௦௛ଶି௭௦ are the zero sequence component 
of the APFsh units. 
This is also confirmed in [11] for APFsh topology analysis 
based on a parallel interleaved inverter. It is also similar to 
the rectifier analysis in [6]. In most of the research articles, 
derivation or ZSCC cancellation has been carried out for two 
inverters or APFsh units [7-11]. Moreover, the control 
methods discussed in the literature are mainly for PWM 
based control system. None of them discuss the CC flow 
issues for the parallel operation of APFs based on hysteresis 
control. Therefore, an attempt has been made here to discuss 
the issues related to hysteresis control. 
IV. CONTROL ISSUES FOR THE ZSCC FLOW 
There are mainly two ways to eliminate or reduce the 
ZSCC flow: (i) breaking the route of CC flow by introducing 
physical devices such as an isolation transformer or common 
mode inductor or (ii) by proper control methods. From the 
derivation of ZSCC flow it is found that the CC value 
depends on (i) the duty cycle (ߜ) or switching frequency 
( ௦݂௪), DC link voltage ( ௗܸ௖) and the interfacing inductor (ܮ௦௛) 
of the APF units. Therefore, some design consideration 
should be made to reduce the CC flow. The design options 
that can be implemented to reduce the CC flow are; 
i. Decrease the  ௗܸ௖: According to the design criteria of 
single/3-phase APFsh system there is a minimum value of ௗܸ௖ 
that has to be maintained to compensate the reactive and 
harmonic current. 
ii. As the ߜ ൌ ఛ் ൌ ߬ ௦݂௪, reduce the ௦݂௪ and decreasing the 
difference between the ௦݂௪ or ߜ will reduce CC flow. 
iii. Reduced ௦݂௪ will further increase the ܮ௦௛ (in the case of 
hysteresis current control) and it will then in turn reduce the 
circulating current flow. But increased ܮ௦௛ will reduce the 
VAR rating of APFsh. 
It is also clear from the derivation that the CC flow does 
not directly depend on the compensating current rating of the 
APFsh units. Therefore, once the current or VAR rating of 
APFsh is fixed, the design components ( ௦݂௪ and ܮ௦௛) should 
be chosen in such a way so that the ܮ௦௛ is possibly high and 
the ௦݂௪ difference between the APFsh units are as low as 
possible. In that case, introducing the common mode inductor 
in the APFsh units can be a better choice. Implementation of a 
CC control method in the APFsh control strategy will further 
reduce the CC flow. But it will then increase the control 
complexity. 
V. SELECTION OF CONTROL METHOD FOR APFSH UNITS 
With the control issues of the CC flow in mind, selection of 
a control strategy for the APFsh units should be made. 
Different control strategies for parallel operation of multiple 
APF units were reviewed [1,2]. In general, control can be 
based on active current sharing where the compensating 
power/current can be divided equally or up to the 
compensating capacity of the APF units. Another prominent 
control is droop control where information exchange between 
the APFsh units is not required. For simplicity, a current 
sharing (power splitting) method based on hysteresis current 
control has been chosen for the remainder of the analysis.  
VI. SIMULATION STUDY 
In depth information on parallel operation of multiple 
APFsh based on hysteresis current controller is not yet 
available, especially in the case of ZSCC flow. Therefore, in 
the present work, the objective is to reduce the ZSCC flow 
based on the design parameter selection. Two units of APFsh 
have been modelled here to operate in power sharing mode. 
In terms of sharing following proportions have been chosen: 
(A) ܫ஺௉ி௦௛ଵ ൌ ܫ஺௉ி௦௛ଶ ൌ 0.5 כ ܫ௟௤௛ି௠௔௫  and ܫ௟௤௛ି௠௔௫ ൌ
100ܣ; each APFsh compensates half of the load reactive and 
harmonic components. 
(B) ܫ஺௉ி௦௛ଵ ൌ 0.6 כ ܫ௟௤௛ି௠௔௫; ܫ஺௉ி௦௛ଶ ൌ 0.4 כ ܫ௟௤௛ି௠௔௫; and 
ܫ௟௤௛ି௠௔௫ ൌ 100ܣ 
(C) ܫ஺௉ி௦௛ଵ ൌ 0.6 כ ܫ௟௤௛ି௠௔௫; ܫ஺௉ி௦௛ଶ ൌ 0.4 כ ܫ௟௤௛ି௠௔௫; and 
ܫ௟௤௛ି௠௔௫ ൌ 200ܣ 
In the case of a hysteresis current control based APFsh, 
according to the selection of design parameters described in 
[12,13] and the control issues of CC flow, the CC flow can be 
reduced by the proper selection of the design components 
including ௦݂௪, ܮ௦௛, h and ௗܸ௖. As the ௗܸ௖ is fixed, variation of 
other components has been made here to analyze the 
reduction of CC flow. Results and discussion are given 
below. 
Table 1 shows the parameters that have been considered for 
the proportion (A), as mentioned above. Corresponding 
results have been given in Fig 3 and discussed below. 
Fig 3 shows the performance study of the two APFsh units 
in power sharing mode for the cases (A1 - A5) where each of 
the units compensates half of the load reactive and harmonic 
components. For the cases (A1-A3), the switching frequency 
of both units was equal and the variations have been made for 
ܮ௦௛ ܽ݊݀ ݄. Cases A1 and A2 show that the possible CC flow 
can be zero when ܮ௦௛ଵ ൌ ܮ௦௛ଶ ܽ݊݀ ݄1 ൌ ݄2, i.e, both the 
APFsh units are identical. Although the rating and ௦݂௪ of each 
unit are the same, ZSCC can flow as shown in case A3. This 
happens due to the difference in design parameters ܮ௦௛ and h. 
Cases A4 and A5 shows the results for different 
௦݂௪, ܮ௦௛ ܽ݊݀ ݄. For both the cases, ZSCC flows. A 
comparison with A3, A4 and A5, A5 shows better results in 
the reduction of ZSCC flow. It is due to the higher values of 
ܮ௦௛ and lower values of h, though the ௦݂௪ is different. 
 
TABLE1 
A: ܫܣܲܨݏ݄1 ൌ ܫܣܲܨݏ݄2 ൌ 0.5 כ ܫ݈ݍ݄െ݉ܽݔ AND ܫ݈ݍ݄െ݉ܽݔ ൌ 100ܣ 
Frequency 
(kHz) 
Cases 
 
ܮ௦௛ଵ  /  ܮ௦௛ଶ 
(mH) 
h1  /   h2 
(A) 
THD@Ipcc 
(%) 
௦݂௪ଵ ൌ 17.3 
௦݂௪ଶ ൌ 17.3 
A1 0.625 / 0.625 5 / 5 2.57 
A2 1.25 / 1.25 2.5 / 2.5 2.02 
A3 1.25 / 0.625 2.5 / 5 1.74 
௦݂௪ଵ ൌ 17.3 
௦݂௪ଶ ൌ 11.6 
A4 1.25 / 1.25 2.5 / 3.75 1.67 
A5 1.25 / 1.875 2.5 / 2.5 2.35 
 
௦݂௪ଵ ൌ 13.0 
௦݂௪ଶ ൌ 11.6 
A6 1.67 / 0.625 2.5 / 5 2.88 
A7 1.67 / 1.25 2.5 / 3.75 2.82 
A8 1.67 / 1.875 2.5 / 2.5 3.76 
 
Tables 2 and 3 show the parameters for the cases B and C 
where the sharing proportion is different than that for A. For 
both the cases, values of ܮ௦௛ are kept low whereas the values 
for h are high. In both cases, ௦݂௪ are the same. And the same 
components has been chosen for C where the compensating 
current is two times higher than that of case B. 
Fig 4 shows the performances for the cases of C and D in 
terms of ZSCC flow. In both cases, ZSCC flow is the same 
even though for case D, APFsh units are compensating higher 
current than that of C. These results indicate that the ZSCC 
flow does not depends on the amount of compensating 
current. These ZSCC flows are higher than that for A and this 
is due to the lower values of ܮ௦௛. 
 
TABLE 2 
C: ܫܣܲܨݏ݄1 ൌ 0.6 כ ܫ݈ݍ݄െ݉ܽݔ;  ܫܣܲܨݏ݄2 ൌ 0.4 כ ܫ݈ݍ݄െ݉ܽݔ; ܫ݈ݍ݄െ݉ܽݔ ൌ 100ܣ 
Frequency 
 (kHz) 
Cases 
 
ܮ௦௛ଵ  /  ܮ௦௛ଶ 
(mH) 
H1  /   h2 
(A) 
THD@Ipcc 
(%) 
௦݂௪ଵ ൌ 17.3 
௦݂௪ଶ ൌ 17.3 
C1 0.625 / 0.625 5 / 5 2.65 
 
TABLE 3 
D: ܫܣܲܨݏ݄1 ൌ 0.6 כ ܫ݈ݍ݄െ݉ܽݔ;  ܫܣܲܨݏ݄2 ൌ 0.4 כ ܫ݈ݍ݄െ݉ܽݔ;  ܫ݈ݍ݄െ݉ܽݔ ൌ 200ܣ 
Frequency 
 (kHz) 
Cases 
 
ܮ௦௛ଵ  /  ܮ௦௛ଶ 
(mH) 
H1  /   h2 
(A) 
THD@Ipcc 
(%) 
௦݂௪ଵ ൌ 17.3 
௦݂௪ଶ ൌ 17.3 
D1 0.625 / 0.625 5 / 5 2.12 
 
Finally, a comparison has been made for the ZSCC 
between the (A3 - A5) and (A6 - A8) cases, as shown in Fig 
5. For A3, the ௦݂௪ is the same for both APFsh units, whereas 
for A4 and A5 it is different. But the values of ܮ௦௛ are 
comparatively higher for A5. Therefore, within A3 to A5, the 
ZSCC flow is comparatively lower in the case of A5, as 
shown in Fig 5(a). 
For the cases A6 - A8, the switching frequency ( ௦݂௪ଵ) of 
APFsh1 is reduced and therefore the value of ܮ௦௛ increases. At 
the same time, the frequency difference between APFsh units 
are also reduced. The performance of the APFsh units in terms 
of ZSCC flow for these cases is reflected in Fig 5(b). This 
shows that ZSCC flow can further be reduced by reducing the 
௦݂௪ (to increase the value of ܮ௦௛) and the difference between 
the ௦݂௪ of the APFsh units. The reduction of zero sequence 
harmonics content for the cases (A6 - A8) are also shown in 
Fig 6 where it shows that the magnitude of zero sequence 
harmonics is reduced gradually for the cases from A6 to A8. 
This also confirms the outcome as shown in Fig 5. 
 
  
(A1a)    (A1b) 
 
(A2a)    (A2b) 
 
(A3a)    (A3b) 
 
(A4a)    (A4b) 
 
(A5a)    (A5b) 
Fig 3: Performance of APFsh for the cases (A1 - A5) and the corresponding 
CC flow 
 
 
(C1)    (D1) 
Fig 4: CC flow for the cases C and D 
 
 
(a)    (b) 
Fig 5: ZSCC comparison between the cases for (a) A3, A4, A5 and for (b) 
A6, A7, A8 
 
 
(a) 
 
(b) 
 
(c) 
Fig 6: FFT analysis for the cases (a) A6, (b) A7 and (c) A8. 
 
But it also has to be kept in mind that increasing ܮ௦௛ could 
increase the THD at the PCC, as given in Table 1. Therefore, 
in terms of design criteria for the selection of APFsh units to 
place in multiple units with common DC link system, one 
should consider the higher values of ܮ௦௛ and lower the 
difference between ௦݂௪ of the APFsh units with care about 
THD. 
VII. REAL-TIME PERFORMANCE STUDY 
With the advancement of technology, real-time 
performance of any system can be observed using a real-time 
simulator. Instead of developing the complete actual system 
at full capacity, either the controller/system can be modelled 
in software or can be built in hardware or can be a 
combination of both. In real-time simulation, the accuracy of 
the computations depends upon the precise dynamic 
representation of the system and the processing time to 
produce the results [14]. 
An electrical power system including 2 units of APFsh has 
been modelled in MATLAB using RT-LAB (real-time 
simulation) tools to observe the performance in the real-time 
environment. The system is then tested in SIL (Software-in-
Loop; both the controller and the plant can be simulated in 
real-time in the same simulator) with the hardware 
synchronization mode which is similar to hardware-in-loop 
(HIL) test. Fig 7 shows the real-time simulation structure in a 
SIL configuration used to develop the real-time environment 
by OPAL-RT. With the combination of MATLAB SPS (Sim 
Power System) from MATHWORKS and the RT-LAB 
toolbox from OPAL-RT, the real-time model of the power 
system and controller is developed for the real-time 
simulator. 
 
 
Fig 7: Real-time simulation structure in SIL configuration with hardware 
synchronization mode 
 
Fig 8 shows the ZSCC flow for these (A6 - A8) cases and it 
clearly depicts the gradual reduction of ZSCC from A6 to A8. 
It is also clear from Fig 8 that a considerable amount of 
ZSCC can be reduced by proper selection of design 
parameters for the APFsh units to operate in load sharing 
mode. Thus it validates the simulation and ZSCC flow study. 
 
 
 (a) 
 
(b) 
 
(c) 
Fig 8: ZSCC flow for the cases of (a) A6, (b) A7 and (c) A8 
 
VIII. CONCLUSION 
In the case of a hysteresis current controller based multiple 
APFsh units in load sharing mode, the ZSCC flow control is 
not yet achieved. One of the difficulties of this CC flow 
control or reduction is the variable switching frequency of the 
APFsh units. In this paper, the simulation and real time study 
show the impact of design parameter selection for the APFsh 
units on the reduction of ZSCC. By proper selection of design 
parameters, this CC flow can be reduced in an acceptable 
level. It can be concluded that engineer should consider the 
higher values of ܮ௦௛ and lower the difference between ௦݂௪ of 
the APFsh units with care about the THD limit. 
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